%PDF-1.5 % 1 0 obj << /S /GoTo /D (section.1) >> endobj 4 0 obj (Introduction) endobj 5 0 obj << /S /GoTo /D (section.2) >> endobj 8 0 obj (Background and Motivation) endobj 9 0 obj << /S /GoTo /D (subsection.2.1) >> endobj 12 0 obj (Paging and the MMU) endobj 13 0 obj << /S /GoTo /D (subsection.2.2) >> endobj 16 0 obj (Caching MMU's Operations) endobj 17 0 obj << /S /GoTo /D (subsection.2.3) >> endobj 20 0 obj (Motivation) endobj 21 0 obj << /S /GoTo /D (section.3) >> endobj 24 0 obj (Reverse Engineering Page Table Caches) endobj 25 0 obj << /S /GoTo /D (subsection.3.1) >> endobj 28 0 obj (Using the MMU's Cache Signal) endobj 29 0 obj << /S /GoTo /D (subsection.3.2) >> endobj 32 0 obj (Ensuring Memory Order) endobj 33 0 obj << /S /GoTo /D (subsection.3.3) >> endobj 36 0 obj (Timing) endobj 37 0 obj << /S /GoTo /D (subsection.3.4) >> endobj 40 0 obj (Discussion) endobj 41 0 obj << /S /GoTo /D (section.4) >> endobj 44 0 obj (Evaluation) endobj 45 0 obj << /S /GoTo /D (subsection.4.1) >> endobj 48 0 obj (Intel) endobj 49 0 obj << /S /GoTo /D (subsection.4.2) >> endobj 52 0 obj (AMD) endobj 53 0 obj << /S /GoTo /D (subsection.4.3) >> endobj 56 0 obj (ARMv7-A) endobj 57 0 obj << /S /GoTo /D (subsection.4.4) >> endobj 60 0 obj (ARMv8-A) endobj 61 0 obj << /S /GoTo /D (subsection.4.5) >> endobj 64 0 obj (Discussion) endobj 65 0 obj << /S /GoTo /D (section.5) >> endobj 68 0 obj (Related Work) endobj 69 0 obj << /S /GoTo /D (subsection.5.1) >> endobj 72 0 obj (Hardware Attacks on Page Tables) endobj 73 0 obj << /S /GoTo /D (subsection.5.2) >> endobj 76 0 obj (Reverse Engineering Hardware) endobj 77 0 obj << /S /GoTo /D (section.6) >> endobj 80 0 obj (Conclusions) endobj 81 0 obj << /S /GoTo /D (section.7) >> endobj 84 0 obj (References) endobj 85 0 obj << /S /GoTo /D [86 0 R /Fit] >> endobj 118 0 obj << /Length 4953 /Filter /FlateDecode >> stream xڵ;vȑ FUF&͔ܶe~>}( a(E-5 5r=Iq~__|?V4Imڲ>izyj~ğ?]ۦ]}?[nv<}َ2eڞb4_|;iz]?rg7ey6ݦ{?\7wq `7